100

FIG. 1A

FIG. 1B

FIG. 1C

FIG. 1D

FIG. 1E

FIG. 1F

FIG. 1G

FIG. 1H

CROSS STATE

202

FIG. 2B

BAR STATE

201

FIG. 2A

214

FIG. 2F

213

FIG. 2E

212

FIG. 2D

211

FIG. 2C

300

S   U   T

FIG. 3A

310

302

303

301

0   S   1   (SC)

U   (SC)   303

T   (SC)   0   1

2   2

FIG. 3B

400

b_2

Z_2

a_2

401

b_1

Z_1

a_1

b_0

Z_0

a_0

FIG. 4

500

FIG. 5A

510

501

503

0 → DR → SC → 0
→ 1

502

504

1 →
2 → SC

505

SC → 2
→ DR → 3
→ 4

FIG. 5B

EXTERNAL OUTPUT PORTS

604

0
1
N-1

k

STAGE k NODE 0

STAGE k NODE 1

STAGE k NODE $R_k - 1$

INTERSTAGE EXCHANGE

601
602
j

STAGE j NODE 0

STAGE j NODE 1

STAGE j NODE $R_j - 1$

INTERSTAGE EXCHANGE

600

2

STAGE 2 NODE 0

STAGE 2 NODE 1

STAGE 2 NODE $R_2 - 1$

INTERSTAGE EXCHANGE

EXTERNAL INPUT PORTS STAGE 1

603

STAGE 1 NODE 0

STAGE 1 NODE 1

605

STAGE 1 NODE $R_1 - 1$

0
1

M-1

FIG. 6A

FIG. 6B

660

2
3
0
1

1
3
0
2
4

FIG. 6C

670

0
1
2
3

0
1
2
3

683

682

0
1
2
3
4

0
1
2
3
4

681

0
1
2
3
4

0
1
2
3
4

FIG. 6D

(2 4)   (4 3 2 1)   (1 4)(2 3)

691   692   **FIG. 6E**   693

(4 3 2 1)   (2 4)   (4 3)(2 1)

692   691   **FIG. 6F**   694

FIG. 7

700

701 702 703 704

800

STAGE 1

EIGHT 2x2 NODES

STAGE 2

TWO 8X8 NODES

x

y = 0

y = 1

y = 2

y = 3

y = 4

y = 5

y = 6

y = 7

x = 1

x = 0

x

y

y

801

802

FIG. 8

FIG. 9

FIG. 10

1000

1001

1002

1003

1004

1005

(y, x)   (y, x)   (x, y)   (x, y)

0, 0
0, 1
0, 2

1, 0
1, 1
1, 2

2, 0
2, 1
2, 2

3, 0
3, 1
3, 2

4, 0
4, 1
4, 2

y = 0
y = 1
y = 2
y = 3
y = 4

x = 0
x = 1
x = 2

0, 0
0, 1
0, 2
0, 3
0, 4

1, 0
1, 1
1, 2
1, 3
1, 4

2, 0
2, 1
2, 2
2, 3
2, 4

STAGE-1
SWITCHING   1100

$(y, x) \longrightarrow (y, x')$

COORDINATE
INTERCHANGE

STAGE-2
SWITCHING

$(x', y) \longrightarrow (x', y')$

INVERSE
COORDINATE
INTERCHANGE

FIG. 11A

(y', x')

1110

(x, y)

INVERSE
COORDINATE
INTERCHANGE

$(y, x) \longrightarrow (y, x')$

STAGE-1
SWITCHING

COORDINATE
INTERCHANGE

STAGE-2
SWITCHING

$(x', y) \longrightarrow (x', y')$

FIG. 11B

1200

(y, x)   (y, x)   (x, y)   (x, y)   (y, x)

0, 0   0, 0   0, 0   0, 0   0, 0
              0, 1   0, 1   x = 0   0, 1   0, 1
0, 1   y = 0   0, 2
0, 2   0, 2   0, 2   0, 2
                                   0, 3   0, 3
                                   0, 4   0, 4   1, 0

1, 0   1, 0   1, 1
1, 1   y = 1 1, 1   1, 2
1, 2   1, 2   1, 0   x = 1   1, 0
                                   1, 1   1, 1   2, 0
2, 0   2, 0   1, 2   1, 2   2, 1
2, 1   y = 2 2, 1   1, 3   1, 3   2, 2
2, 2   2, 2   1, 4   1, 4
                                                                                3, 0
3, 0   3, 0   3, 1
3, 1   y = 3 3, 1   3, 2
3, 2   3, 2   2, 0   x = 2   2, 0
                                   2, 1   2, 1   4, 0
4, 0   4, 0   2, 2   2, 2   4, 1
4, 1   y = 4 4, 1   2, 3   2, 3   4, 2
4, 2   4, 2   2, 4   2, 4

FIG. 12   1201   1202

FIG. 13

FIG. 14

1401
1401
1401

1402
1402

1403

1400

1403
1403
1403
1403
1403

1404
1404
1404
1404
1404
1404

1510

30 x 18
1511

6 x 6
1512

5 x 3
1515

1519

2 x 2
1513

1517

3 x 3
1514

1518

1516

FIG. 15

FIG. 16

US 9,239,386 B2

1600

1611

1612

1612

1612

1612

1612

1612

1612

1612

1611

FIG. 17

FIG. 18

FIG. 19

2000

FIG. 20

2101   X(3 2 1)

000 ——————————— 000
001 ———————————— 001
010 ———————————— 010
011 ———————————— 011
100 ———————————— 100
101 ———————————— 101
110 ———————————— 110
111 ——————————— 111

FIG. 21A

2102   X(1 2 3)

000 ——————————— 000
001 ———————————— 001
010 ———————————— 010
011 ———————————— 011
100 ———————————— 100
101 ———————————— 101
110 ———————————— 110
111 ——————————— 111

FIG. 21B

2103

X(3 1)

000 ——————————— 000
001 ———————————— 001
010 ———————————— 010
011 ———————————— 011
100 ———————————— 100
101 ———————————— 101
110 ———————————— 110
111 ——————————— 111

FIG. 21C

2104 X(1 4)(2 3)

0000 ——————————— 0000
0001 ———————————— 0001
0010 ———————————— 0010
0011 ———————————— 0011
0100 ———————————— 0100
0101 ———————————— 0101
0110 ———————————— 0110
0111 ———————————— 0111
1000 ———————————— 1000
1001 ———————————— 1001
1010 ———————————— 1010
1011 ———————————— 1011
1100 ———————————— 1100
1101 ———————————— 1101
1110 ———————————— 1110
1111 ——————————— 1111

FIG. 21D

FIG. 22

2200

X(4 3 2 1)

X(1 4 2 3)

X(3 4)

0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111

0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111

U.S. Patent Dec. 13, 2011 Sheet 26 of 40 US 8,077,769 B2

000

001

010

011

100

101

110

111

X(321)

2300

X(321)

000

001

010

011

100

101

110

111

FIG. 23

2400

$X_{(3\ 4)}$ $X_{(1\ 4)}$ $X_{(4\ 3\ 2\ 1)}$

FIG. 24

FIG. 25

2500

FIG. 26

2600

2700

: 34 : 14 : 24 :

2711 2712 2713 2714 2701

1   2   3   4   2731

(34)
2722   2724   2721   2702
1   2   4   3

(14)
2723   2725   2734   2732
4   2   1   3   2703

(24)
2726   2735   2733
2736
2   4   1   3   2704

2750

4

T
R   3 ---▶ 4   2751
A
C   1 ---▶ 1 ---▶ 4   2752
E
2754   2 ---▶ 2 ---▶ 2 ---▶ 4   2753

2760

2761   4 ---▶ 3 ---▶ 3 ---▶ 3

2762   4 ---▶ 1 ---▶ 1   G
U
2763   4 ---▶ 2   I
D
4   E
2764

FIG. 27

(4 3 2 1) : (1 4) : (2 4) : (3 4) :

Trace

1 → 4

2 → 1 → 4

3 → 2 → 2 → 4

4 → 3 → 3 → 3 → 4

FIG. 28A

(4 3 2 1) : (1 4) : (2 4) : (3 4) :

4 → 1 → 1 → 1

4 → 2 → 2

4 → 3

4

Guide

FIG. 28B

FIG. 29

2900

X(4321)   X(24)   X(14)   X(34)

0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1010
1100
1101
1110
1111

2940
2930
2920
2910

$O_4O_1O_2O_3$
$O_1O_2O_3O_4$
$O_4O_1O_2O_3$
$O_1O_4O_1O_2O_2I_2$
$O_1I_2O_2O_1O_4O_1I_1$
$O_4I_2O_2I_1$
$I_1I_2O_2O_4$
$I_1I_2O_2I_3$
$I_1I_2I_3I_4$

FIG. 30A

$$: \quad (3\ 4) \quad : \quad (1\ 4) \quad : \quad (4\ 3\ 2\ 1) \quad :$$

Trace

4

3 → 4

1 → 1 → 4

3 → 4 → 1 → 4

FIG. 30B

$$: \quad (3\ 4) \quad : \quad (1\ 4) \quad : \quad (4\ 3\ 2\ 1) \quad :$$

4 → 3 → 3 → 2

4 → 1 → 4

4 → 3

4

Guide

3100

	I_1	I_2	I_3	I_4
IN				
SWITCH 1				
OUT	I_1	I_2	I_3	O_2
(3 4)				
IN	I_1	I_2	O_2	I_3
SWITCH 2				
OUT	I_1	I_2	O_2	O_4
(1 4)				
IN	O_4	I_2	O_2	I_1
SWITCH 3				
OUT	O_4	I_2	O_2	O_3
(4 3 2 1)				
IN	I_2	O_2	O_3	O_4
SWITCH 4				
OUT	I_2	O_2	O_3	O_4

3110

FIG. 31

FIG. 32A

3200

0 3201
1 3202
2 3203
3 3204
4 3205

0 3206
1 3207
2 3208
3 3209
4 3210

3211
3212
3213

FIG. 32B

0
1
2
3
4

2
3
4
0
1

3221
3222
3223

3220

d
e

a
b
c

FIG. 32C

3230

a
b
c
d
e

FIG. 32D

3300

FIG. 33A

FIG. 33B

FIG. 33C

FIG. 33D

FIG. 33E

FIG.33F

FROM a

FROM a

FROM b

FROM c

FROM d
FROM d
FROM d

FROM e

3400

c
d
e

a
b

· · ·

FIG. 34

FIG. 35A FIG. 35B FIG. 35C FIG. 35D

3500

FIG. 35E FIG. 35F FIG. 35G FIG. 35H

FIG. 35I FIG. 35J

FIG. 35K FIG. 35L FIG. 35M FIG. 35N FIG. 35O FIG. 35P

U.S. Patent   Mar. 31, 2009   Sheet 39 of 97   US 7,509,050 B2

3500

FIG. 36A

FIG. 36B

FIG. 36C

FIG. 36D

FIG. 36E

FIG. 36F

FIG. 36G

FIG. 36H

FIG. 36I

FIG. 36J

FIG. 36K

FIG. 36L

FIG. 36M

FIG. 36N

FIG. 36O

FIG. 36P

3500

FIG. 37A

FIG. 37B

FIG. 37C

FIG. 37D

FIG. 37E

FIG. 37F

FIG. 37G

FIG. 37H

FIG. 37I

FIG. 37J

FIG. 37K

FIG. 37L

FIG. 37M

FIG. 37N

FIG. 37O

FIG. 37P

FIG. 38A

FIG.38B

3820

3900

Nonblocking switch

Preserved by
2X interconnection

Preserved by
X2 interconnection

UC
nonblocking
swtich

Compressor   Upturned
              compressor

CU
nonblocking
swtich

Decompressor   Upturned
                decompressor

Circular
expander

Expander   Upturned
            expander

FIG. 39

FIG. 40

4100

Preservation of the (1) compressor,
(2) upturned compressor and
(3) UC nonblocking properties of a switch

Recursive 2X
constructions from
arbitrary building
blocks

Recursive 2X
constructions
from cells

Banyan-type
networks with
monotonically
decreasing
trace and guide

4110

Preservation of the (4) decompressor,
(5) upturned decompressor,
(6) CU nonblocking,
(7) expander,
(8) upturned expander and
(9) circular expander
properties of a switch

Recursive X2
constructions from
arbitrary building
blocks

Recursive X2
constructions
from cells

Banyan-type
networks with
monotonically
increasing
trace and guide

FIG. 41

X$_{(1234)}$

X$_{(14)}$

X$_{(24)}$

X$_{(34)}$

4202

4201

FIG. 42

$X_{(14)(23)}$

$X_{(34)}$

$X_{(13)(24)}$

$X_{(34)}$

4302

4301

FIG. 43

X(1 2 3 4)   X(2 3 4)   X(3 4)

44012 ⌐   44011   ⌐ 44013   FIG. 44A

44010

X(1 2 3 4)X(3 2 1)   X(1 2 3)X(2 3 4)   X(3 4)

32020

44012 ⌐ 32021   44022   44013   FIG. 44B

X(3 4)   X(4 2)(3 1)   X(3 4)

44030

44031 ⌐   44032   FIG. 44C

4500

Equivalence requiring the
match of I/O exchanges
(<==> common trace and guide
among the networks)

Equivalence requiring the
match of input exchange only
(<==> common trace among
the networks)

Equivalence requiring the
match of output exchange only
(<==> common guide among
the networks)

Equivalence without requiring
the match of I/O exchanges
(unconditional)

Equivalence
among
banyan-type
networks
in stronger
sense

FIG. 45

4600

Equivalence without
rearranging I/O nodes
(<==> common trace and
guide among the networks)

Equivalence without
rearranging output nodes
(<==> common guide
among the networks)

Equivalence without
rearranging input nodes
(<==> common trace
among the networks)

Equivalence where I/O
nodes can be rearranged
(unconditional)

Equivalence among
banyan-type
networks
in stronger
sense

FIG. 46

4700

Equivalence without rearranging I/O nodes (<==> common trace and guide among the networks)

Equivalence without rearranging output nodes (<==> common guide among the networks)

Equivalence without rearranging input nodes (<==> common trace among the networks)

Equivalence where I/O nodes can be rearranged (unconditional)

Equivalence among banyan-type networks in stronger sense

FIG. 47

Equivalence among bit-permuting networks in stronger sense

Equivalence without rearranging I/O nodes
(<==> common trace and guide among the networks)

Equivalence without rearranging output nodes
(<==> common guide among the networks)

Equivalence without rearranging input nodes
(<==> common trace among the networks)

Equivalence where I/O nodes can be rearranged
(<==> trace and guide of one network can be repsectively changed to that of the other network by a permutation)

4800

FIG. 48

4910

I_2

I_1 I_3

FIG. 49A

4920

I_1

I_2

I_3

FIG. 49B

I_3 4930

I_1

I_2

FIG. 49C

4940

I_1

I_3

I_2

FIG. 49D

I_3 4950

I_2

I_1

FIG. 49E

16x16   <u>5010</u>

4x4   4x4

2x2   2x2   2x2   2x2

FIG. 50A

16x16   <u>5020</u>

2x2   8x8

2x2   4x4

2x2   2x2

FIG. 50B

16x16   <u>5030</u>

8x8   2x2

2x2   4x4

2x2   2x2

FIG. 50C

16x16   <u>5040</u>

2x2   8x8

4x4   2x2

2x2   2x2

FIG. 50D

16x16   <u>5050</u>

8x8   2x2

4x4   2x2

2x2   2x2

FIG. 50E

FIG. 51

5200

$X_{(1234)}$ $X_{(234)}$ $X_{(34)}$

FIG. 52

FIG. 53

$X_{(34)}$ $X_{(34)}$ $X_{(13)(24)}$ $X_{(34)}$ $X_{(34)}$ $X_{(13)(24)}$

<u>5300</u> $X_{(34)}$ $X_{(1324)}$ $X_{(34)}$ $X_{(1324)}$

5400

$X_{(1234)}$ $X_{(234)}$ $X_{(34)}$ $X_{(14)(23)}$

FIG. 54

5500

$X_{(34)}$ $X_{(24)}$ $X_{(14)}$ $X_{(1234)}$

FIG. 55

Patent Application Publication

FIG. 56A
5610

FIG. 56B
5620

FIG. 56C
5630

FIG. 56D
5640

FIG. 57

5700   5710

$X_{(65)}$ $X_{(654)}$ $X_{(63)(52)(41)}$ $X_{(65)}$ $X_{(654)}$

5720

FIG. 58

5802

5801

FIG. 59

5901

5902

$2^{\lceil n/2 \rceil} \times 2^{\lceil n/2 \rceil}$
NETWORK

$2^{\lceil n/2 \rceil} \times 2^{\lfloor n/2 \rfloor}$
NETWORK

5901

5902

$2^{\lceil n/2 \rceil} \times 2^{\lceil n/2 \rceil}$
NETWORK

$2^{\lfloor n/2 \rfloor} \times 2^{\lfloor n/2 \rfloor}$
NETWORK

5901

5902

$2^{\lceil n/2 \rceil} \times 2^{\lceil n/2 \rceil}$
NETWORK

$2^{\lfloor n/2 \rfloor} \times 2^{\lfloor n/2 \rfloor}$
NETWORK

6000

$X_{(34)}$ $X_{(14)(23)}$ $X_{(34)}$

FIG. 60

FIG. 61

6110

$X_{(65)}$ $X_{(64)}$ $X_{(16)(25)(34)}$ $X_{(65)}$ $X_{(64)}$

6120

6201

CENTRAL
CONTROL UNIT

6204

SWITCHING FABRIC

6205

6202

FIG. 62A

6212

CENTRAL
CONTROL UNIT

· ·   · ·
·   ...   ·
·   ·

SWITCHING FABRIC

6213

...   ...

6214   6211

6210

FIG. 62B

FIG. 63A

6312

6314

6311

6313

6331

6321

6322

6310

FIG. 63B

CENTRAL
CONTROL

6402

6403

SWITCHING
CELL

6401

FIG. 64A

DATA BITS | CONTROL
BITS

6413

6411

DATA BITS | CONTROL
BITS

6414

6412

6415

6416

SWITCHING
CELL

6417

FIG. 64B

INPUT 0
6501

SHIFT
REGISTER
6503

6500

OUTPUT 0
MUX
6505
6507

FRAME CLOCK
6511

BIT CLOCK
6512

AUTOMATA
6510

BAR/CROSS

INPUT 1
6502

SHIFT
REGISTER
6504

OUTPUT 1
MUX
6506
6508

FIG. 65A

0

1

0

FIG. 65B

0

1

0

FIG. 65C

6551

6581   B

0

6560

6582   I

6570

6561

6550

1

6571

FIG. 65D

6551

6582   I

6552

0

6560

6570

6581   B

1

6561

6571

FIG. 65E

DATA

6600

IN-BAND
CONTROL SIGNAL

$$1d_{\gamma(1)}\,d_{\gamma(2)}\cdots d_{\gamma(n)}$$

(E.G., AN ATM CELL OR DATA PACKET)

FIG. 66A

ROUTING TAG | DATA

6601

ACTIVITY BIT → 1 | $d_{\gamma(j)}$ | $d_{\gamma(j+1)}$ | ... | $d_{\gamma(n)}$

IN-BAND CONTROL SIGNAL FOR STAGE-j CELL

GUIDING SEQUENCE BITS AT STAGE-j
(WITH THE FIRST j-1 BITS CONSUMED IN THE PREVIOUS j-1 STAGES)

FIG. 66B

1 | $d_{\gamma(j)}$ | $d_{\gamma(j+1)}$ | $\cdots$ | $d_{\gamma(n)}$

6611

6610-1

2X2 STAGE-j ROUTING CELL

6615

1 | $d_{\gamma(j)}$ | $d_{\gamma(j+1)}$ | $\cdots$ | $d_{\gamma(n)}$

6611

6610-2

1 | $d_{\gamma(j+1)}$ | $d_{\gamma(j+2)}$ | $\cdots$ | $d_{\gamma(n)}$

6611

6610-3

1X1 SWITCH

6616

1X1 SWITCH

6616

FIG. 66C

FIG. 66D

$6650 \sim$ DATA PACKET

| ROUTING TAG | PAYLOAD |

ACTIVITY BIT →

| 1 | $d_{\gamma(j)}$ | p_1 | p_2 | $d_{\gamma(j+1)}$ | $\cdots$ | $d_{\gamma(n)}$ |

PRIORITY BITS

IN-BAND CONTROL SIGNAL FOR STAGE-j CELL

ACTIVITY BIT

FIG. 67A

6700

Input 0 — 6751: $1d_1p_1p_2d_2d_3\ldots$ ($=11001d_3\ldots$)

Shift register — 6730

6730-1, 6730-2, 6730-3

Output 0 — Mux — 6711

Frame clock — 6721

AUTOMATA

Connection state register **BAR** — 6702

Clock count register **CLOCK_COUNT = 0** — 6701

Latch status register **UNLATCHED** — 6703

Bit clock — 6710

6731-1, 6731-2, 6731-3

Shift register — 6731

Input 1 — 6752: $1d_1p_1p_2d_2d_3\ldots$ ($=11010d_3\ldots$)

Output 1 — Mux — 6712

FIG. 67B

6700

FIG. 67C

6700

Output 0   6711

Output 1   6712

Mux

Shift register   6730

6730-3

1   6730-2

1   6730-1

Input 0

1d₁p₁p₂d₂d₃...
(=11001d₃...)   6751

AUTOMATA

Connection state register

CROSS   6702

Clock count register

CLOCK_COUNT =2   6701

Frame clock   6721

Bit clock

Latch status register

UNLATCHED   6703

6731-3   1

6731-2   1

6731-1   1

Input 1

6710

1d₁p₁p₂d₂d₃...
(=11010d₃...)   6752

Shift register   6731

FIG. 67D

6700

Output 0

6711

Mux

6730

Shift register

1   6730-3

1   6730-2

0   6730-1

6751
$1d_1p_1p_2d_2d_3....$
$(=11001d_3....)$

Input 0

6721
Frame clock

6701
Bit clock

AUTOMATA

Connection state
register

CROSS

6702

Clock count
register

CLOCK_COUNT
$=3$

Latch status register

UNLATCHED

6703

Output 1

6712

Mux

6731-3   1

6731-2   1

6731-1   0

6731
Shift register

6710

6752
$1d_1p_1p_2d_2d_3....$
$(=11010d_3....)$

Input 1

6700

Output 0

6711

Output 1

6712

Mux

Mux

Shift register

6730

1

6730-3

6702

6703

1

6731-3

Shift register

6731

AUTOMATA

Connection state register

BAR

Latch status register

LATCHED

0

6730-2

0

6731-2

0

6730-1

Clock count register

CLOCK_COUNT = 4

1

6731-1

Input 0

6721

6701

6710

Input 1

Frame clock

Bit clock

6752

1d₁p₁p₂d₂d₃.... (=11001d₃....)

6751

1d₁p₁p₂d₂d₃.... (=11010d₃....)

FIG. 67F

6700

Output 0
6711

Output 1
6712

Mux

Mux

Shift register
6730

1
6730-3

0
6730-2

0
6730-1

Input 0

1d$_1$p$_1$p$_2$d$_2$d$_3$....
(=11001d$_3$....)
6751

AUTOMATA

Connection state register

BAR
6702

Latch status register

LATCHED
6703

Clock count register

CLOCK_COUNT = 5
6701

Frame clock
6721

Bit clock

Shift register
6731

0
6731-3

0
6731-2

1
6731-1

Input 1

1d$_1$p$_1$p$_2$d$_2$d$_3$....
(=11010d$_3$....)
6752

6710

6800

DELAY ELEMENT — 6802

SORTING CELL — 6801

DELAY ELEMENT — 6802

SORTING CELL — 6801

SORTING CELL — 6801

SORTING CELL — 6801

DELAY ELEMENT — 6802

DELAY ELEMENT — 6802

101
100
101
000

101
100
000
101

100
101
000
101

000
101
100
101

FIG. 68

FIG. 69

0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111

6901
6902
6903
6904
6905

FIG. 70A

FIG. 70B

7050

0-output group

7060

1-output group

7061

7070

7071

7051 7052

FIG. 71A

FIG. 71B

FIG. 72A

7200

FIG. 72B

7200

FIG. 73A

External inputs

External 7303 7303 ouputs

FIG. 73B

External inputs

External ouputs

7301
7303
7303
7301
7301
7303 7303
7306
7307
7305
7305
7300
7300
7302
7302
7302

External
inputs

7407

7408

7403

7403

7403

7403

7403

7403

7403

7403

7400 (upper surface)
7405 (lower surface)
7404
7406 (upper surface)
7401 (lower surface)

External outputs

FIG. 74

FIG. 75A

20010

FIG. 75B

U.S. Patent Jan. 15, 2013 Sheet 88 of 89 US 8,355,606 B2

FIG. 75C

20061

CROSS-BAR SWITCH

20060

F-level

FIBER-ARRAY PACKAGE
20055

20059

I-level

INTERFACE-BOARD PACKAGE

ORTHOGONAL PACKAGE
20057

20058

O-level

20073

20056

PCB 2

PCB 1

P-level

20071

P-level

20052

CHIP 2

CHIP 1

C-level

C-level

C-level

C-level

C-level

C-level

CHIP 3

20051

20053

PCB 3

P-level

20072

CHIP 4

C-level

CHIP 3

C-level

C-level

20054

20053